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1.0 INTRODUCTION 
The object of this report is to describe the results of the work performed under 
study contract NAS5-21035, advanced Memory and Memory Sequencer (MAMS). This study 
was undertaken to investigate the feasibility of reducing the physical size of the Nimbus-D VIP 
memory and memory sequencer modules through the use of LSI techniques, while retaining their 
functional capacity. The report describes the design goals, priorities, and functional character­
istics, and gives a detailed view of the electrical and mechanical design approaches employed. 
It concludes that a system using MOS technology for both memories and logic, dissipating 
slightly over 1 watt, can be packaged in a Nimbus size 1/0 housing without undue design risk. 
The approach makes maximum use of microprogramming and, except for some custom control 
logic, uses standard parts and techniques. It is recommended that a system such as described 
herein, be developed for use with Nimbus and other information-gathering projects which place 
a premium on low size, weight, and power, yet require a large and flexible information pro­
cessor. 
2.0 DESIGN REPORT SUMMARY 
2.1 Background 
Designers of information handling equipment for on-board spacecraft applications 
are frequently confronted with conflicting requirements. They are asked to maintain, or even 
increase, the complexity and capacity of the equipment while sharply reducing size and weight. 
As space agency officials contemplate more extensive investigations by unmanned scientific 
satellites, they are asking specific manufacturers to reduce the size and weight of certain 
packages which they had previously specified at much larger figures. Thanks to the advent of 
MSI and LSI monolithic circuits, the industry is finding new ways to meet these requirements 
without degradation in capacity or operating performance. 
As part of the original Nimbus program, the NASA Goddard Space Flight Center 
in Greenbelt, Md., had awarded a contract to Radiation Incorporated, subsidiary of Harris-
Intertype Corporation, for a Versatile Information Processor (VIP) with a random-access memory 
programmer comprised of three sections with a total size of 12 inches by 6 inches by 6 1/2 
inches. The three sections consist of two memory modules and a memory controller, or 
sequencer. More recently, for advanced versions of Nimbus, NASA Goddard specified a vast 
reduction in size, and a design feasibility study was initiated aimed at reducing the size of the 
memory and memory sequencer by a factor of 6. The new MAMS was specified at 2 inches by 
6 inches by 6 1/2 inches. The other portions of the VIP system remained the same, both 
physically and functionally. Because the Advanced MAMS, as the new and smaller memory and 
memory sequencer is called, was designed for flexible interfacing, it can be applied to a wide 
range of spacecraft and satellite information processing equipment, with comparable savings in 
size and weight. 
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2.2 Functional Description 
The memory and memory sequencer performs the basic function of synchronizing 
and forwarding data between the satellite or spacecraft and a ground station. The memory has 
no capacity for prolonged storage of collected data. In conjunction with the Nimbus VIP, as 
well as any other similar information handling and processing system, the memory provides 
nondestructive read-out (NDRO) of predetermined data sampling formats and in-flight program­
mable subroutines The memory sequencer portion provides primary control and output con­
ditioning for the memory. Briefly, the sequencer takes channel addresses from the memory upon 
command from a formatter module, which executes the operations specified by the selected 
memory word. 
2.3 Design Approach 
The study contract did not specify how the size reduction was to be accomplished; 
it merely specified that operational specifications must be maintained. Various component and 
circuit tradeoffs had to be made - such as whether to use MOS or bipolar integrated circuits, 
hybrids, biax, plated wire, or the more complex medium scale integration (MSI) and large scale 
integration (LSI) semiconductors. 
The memory and memory sequencer built for the Nimbus-D VIP system utilizes 
discrete components, integrated logic circuits, and microbiax and core memories. In the 
advanced system, the designers elected to use MSI/LSI as much as possible. The three basic 
sections of the MAMS, containing memory, memory sequencer, and DC-to-DC converter-type 
power supply, are designed with multilayer boards connected vertically and hard-wired to 
interfacing connectors. 
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P-channel MOS integrated circuits were selected for memory and logic circuits 
because the specified bit-rate of the system is relatively low, and the need to conserve on power 
in a typical spacecraft or satellite environment is invariably high. Read-only memories were 
employed for several sequencer functions as well. Microprogramming techniques made it possi­
ble to replace large sections of control logic with LSI devices without the cost penalties of 
custom circuits. Section I, constituting the read-only portion of the MAMS, has a capacity of 
512 x 10 words/bits, while Sections II and Ill provide for a 128 x 10 word/it capacity. In 
effect, this offers the same capacity as the older and larger system used with the Nimbus-D 
satellite. Section 11, the read/write memory which also has a nondestructive read-out (NDRO), 
requires only a few milliwatts of power. The new compact design enabled the use of a parallel 
mode for many internal memory sequencer functions, leaving the reprogrammer and formatter 
interfaces in serial mode. This increased the speed of the memory over the previous system and 
permitted substantial savings in logic formerly used to generate the shifting sequences. 
2.4 Input/Output 
Inputs to the memory sequencer include a 1.6 MHz clock code, commands for 
selecting one of the stored programs, plus certain control pulses. Flexibility is incorporated in 
the design by the provision for inputs to reprogram Section II with instructions or data different 
from those which were originally stored in the memory. The memory contains eight different 
sequences of instructions, each varying widely in complexity. 
Outputs consist of address data, stored data (such as sync words) and major frame 
pulses (a frame consisting of a major division of the program being run). An output pulse advises 
as to the completion of a major frame with time varying according to the complexity of the pro­
gram. Output of all information stored in the Memory is also possible, upon command. 
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2.5 Operation 
The MAMS system, interfacing with a suitable information processor or multicoder, 
is capable of time-division multiplexing large quantities of data. The data capacity depends on 
the actual memory size and the type of format or program used. A typical example is the 
Nimbus-D system, which multiplexes 576 analog channels, 320 bilevel channels, 16 serial 
digital channels, and I time code channel. 
The MAMS is block redundant, that is, the package actually contains two memo­
ries, two memory sequencers and two power supplies. Selection of block A or block B is done 
by external command. All critical circuits in the MAMS are current-limited, and all input 
signals are negative true to prevent damage to the memory from any open or partially open 
interfaces with the memory sequencer. 
2.6 Summary 
The results of the study conducted under the MAMS contract indicate it is 
technically feasible to reduce the size of the redundant memory and memory sequencer from 
three size 2/0 modules as developed for Nimbus-D VIP to one size 1/0 module. The size 
reduction is accomplished by employing semiconductor memories, LSI device techniques, and 
microprogramming. In addition, the expansion capability feature of VIP has been reduced, 
although the functional capability of the present VIP configuration is retained. The devices 
used are MOS P-channel for all memory circuits and most of the sequencer. Exceptions are 
DTL integrated circuits and discrete components used for buffers, power strobes, frame markers, 
and the DC/DC converters. The memory sequencer also utilizes three types of custom logic 
chips. Standard packaging techniques have been employed to provide a compression-loaded 
package with four muitilayer printed wiring boards on which all electronic components are 
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mounted. The weight estimate is about 3.5 pounds. The estimated power dissipation of 1.2 
watts is slightly higher than the design goal of one watt. However, it should be noted that this 
is a conservative estimate and will be affected by the final circuit design parameters. 
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3.0 MAMS PERFORMANCE CHARACTERISTICS 
3.1 General Concepts 
The purpose of the MAMS system is to provide a memory and memory sequencer 
unit which is electrically compatible with the existing Nimbus D VIP System, but in a signifi­
cantly reduced volume from the original Nimbus D. This volume reduction is accomplished 
through the use of MSI and LSI techniques to replace large groups of logic functions with as 
few MOS chips as practical. Off-the-shelf MSI/LSI devices are used wherever possible to 
eliminate the high development costs of custom circuits. Where custom chips are necessary, 
the same device is used in as many applications as possible, thereby reducing the net cost per 
chip through increased quantity. 
The mechanical design and electronics packaging techniques employed for the 
MAMS hardware design are basically the same as those used for the VIP System built for Nimbus 
D. The concept of a compression 	loaded stack has proven successful in previous Radiation 
designs and Radiation has gained considerable experience in the area of space-borne electronics. 
The design has been detailed to the fullest extent possible at the present time with consideration 
given to each of the following areas: 
* Cost 
* 	 Dimensional Requirements of Electronic Components Using Latest Printed 
Wiring Board Design Criteria 
* Power 
* Weight 
* Environment 
* 	 Reliability
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3.2 	 Design Goals 
Paramount among the design requirements was to package the functional electronics 
for the memory and memory sequencer and electrical redundancy into a 1/0 size Nimbus module, 
maintaining weight below 4.0 pounds and the power level under I watt. Other goals were to 
maintain the flexibility of the present VIP and to increase the bit rate capability over the Nim­
bus design. 
3.2.1 	 Priorities 
Design priorities for the MAMS system as defined by NASA/Goddard are: 
a. Production cost 
b. Size - 1/0 Nimbus Module 2" x 6" x 6.5" 
c. Power -	 I watt maximum 
d. Development Cost 
e. Weight 
f. Flexibility 
g. Five years maintainability 
h. Production Schedule 
3.3 	 Tradeoffs 
Various tradeoffs were taken into consideration when developing the MAMS 
System. One such tradeoff was increasing the size of the main memory to reduce some of the 
control logic in the memory sequencer. This was not found to be very practical because it 
seriously limited the flexibility of the system, one of its outstanding features. 
Another tradeoff considered was changing the redundancy scheme from cross­
strapped memories and memory sequencers to block redundant units. This would eliminate the 
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need for two of the DC/DC converters and also significantly reduce the number of inter-board 
connections. Since the entire MAMS system is contained in a single box, and most data trans­
fers are of a parallel nature, block redundancy was incorporated. 
Magnetic memories and semiconductor memories were considered during the con­
ceptual phase. Magnetic memories like microbiax and core, as used in VIP, require considerable 
amounts of peripheral electronics, such as decode gates, precision current drivers, and sense 
amplifiers. Plated wire offered some reduction in stack size over microbiax and core, but still 
needed all the surrounding electronics. As a result it was found that use of a magnetic memory 
would not allow sufficient space inside the MAMS box for the remaining memory sequencer 
logic, DC/DC converters, and major frame markers. 
Semiconductor memories, on the other hand, have all the decode logic and sense 
amplifiers contained on the same chip as the storage devices. Therefore, a large, complete 
memory can be implemented with just a few flatpacks, and at less cost than an equivalent 
microbiax or plated wire system. As storage capacity per chip increases, and more vendors 
begin manufacturing memory devices, the cost per bit should be reduced even further making 
semiconductor memories more attractive. 
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3.4 Detailed Design Features 
3.4.1 Functional Description 
The basic MAMS operation is similar to the existing VIP in that a set of eight 
instructions is used to control the transfer of channel addresses, value data, and sync data from 
the main memory to the surrounding equipment. As in VIP, a large read-only memory is 
utilized in conjunction with a small scratch pad memory to generate commutated sequences by 
means of four stored programs. Also, all external interface signals from the VIP system have been 
retained. Differences within the MAMS unit consist of parallel data transfer rather than serial 
between the memory and the memory sequencer, and the use of microprogramming in the memory 
sequencer to generate various timing commands. 
A block diagram of the MAMS system is shown in Figure 3.4.1-1 and VIP inter­
face signals are shown in Figure 3.4.1-2. 
3.4.1.1 Memory 
3.4.1.1.1 Section I 
Section I consists of a 512 word by 10 bit read only memory which is implemented 
with semiconductor ROMs. ROMs offer the advantage of a large amount of logic in a small 
package, with low power dissipation and at reasonably low cost. The disadvantage of an ROM 
memory for stored programs is, of course, inflexibility in changing the memory contents. How­
ever, of the three different vendors considered, each stated that new devices could be delivered 
six to eight weeks after obtaining the new program. This is considered to be acceptable for all 
except last minute changes. 
A logic diagram of the memory is shown in Figure 3.4.1.1.1-1. After a ten bit 
address has been presented from the instruction counter, a read pulse enables the ROM output 
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drivers which in turn load the memory register (Figure 3.4.1.1.1-2). Data is only clocked into 
the memory register after sufficient time has elapsed to guarantee that the memory outputs hrive 
reached their proper level. 
The device recommended for MAMS Section I is the Electronic Arrays 3500, a 512 
word, 5 bits/word ROM which is packaged in a 24 lead flatpack. This device has output drivers 
and address decoding on the same chip as the memory matrix, and thereby offers very low power 
and small size. An output inhibit line is also made available so that the outputs of Section I 
may be wire - "OR"ed with the outputs of Sections II and III. As can be seen in Figure 
3.4.1.1.1-1, the state of address bit 10 determines whether Section I or II will be enabled by 
a read command. 
3.4.1.1.2 Sections I1and Ill 
Section II is a random access, read/write memory that stores a reprogrammable 
format. Since this section is required to have non-destructive, non-volatile outputs, special 
precautions must be taken if a semiconductor RAM is to be used. This is because of the nature 
of semiconductor memories, which use flip-flops as the storage element. If power is lost longer 
than the storage time of the device, information stored in the memory may be lost. To prevent 
such a power loss from transmitting bad data, a special power-fail detection circuit (Figure 
3.4.1.2.6) has been added to the Section II power strobe. If, at any time, power is lost to 
Section II, a latch will be set and an override gate will prevent operation in Section II. In 
addition, the sequencer will jump back to a pre-determined format in Section I and a "power 
fail" level will appear at the Section I1 telemetry monitor point. The detection latch cannot be 
reset until Section II has been reprogrammed. 
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MAMS REGISTER LOGIC 
Section III requires only eight words by 10 bits with read/write capability. Since 
most RAMs are organized in a 64 word or 128 word matrix, it is more efficient to include Section 
III within the 128 words of Section II, leaving 120 words for Section II. Because VIP did not 
need the entire 128 words provided, it was felt that combining these two sections would be more 
advantageous from a space-saving standpoint than having excess words in Section III. 
Section I1gets its address from the instruction counter, as does Section I, and both 
Sections 11and Ill enter data into the memory register (Figure 3.4.1.1.1-2) upon receiving the 
proper read command. The various clock phases for the memories are shown in Figure 3.4.1.1.2. 
The Electronic Arrays EA1400, a 64 word x 2 bit RAM is used in the MAMS System 
for Sections II and Ill. This device has a feature which allows the user to turn off the main 
power to the flatpack when the element is not in use, yet maintain the information stored in the 
memory by means of a low power "keep alive" strobe. This reduces the average power dissipated 
by Section II to a low value because of the extremely low stand-by power required by the strobe. 
3.4.1.2 Memory Sequencer 
3.4.1.2.1 Sequence Generator 
The MAMS makes use of a microprogrammer, or sequence generator, to generate 
the proper logic levels of all control signals at the correct time. This sequence generator 
consists of a large ROM which is partitioned into eight sections of 32 words each. Each of the 
eight sections corresponds to one of the eight instructions used to derive output data, and is 
programmed to carry out the sequential steps of the instruction as the address is incremented. 
At the beginning of word rate, the sequence generator address register (Figure 
3.4.1.2.1) is reset to zero. A 400 KHz clock then starts incrementing the sequence generator 
address register and commands are generated to increment the instruction counter and read the 
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memory. The memory data is then shifted to the sequence generator LS chip (Figure 3.4.1.2.1) 
where the four most significant bits are decoded to determine whether there is an instruction or 
not. If the four MSBs are equal to ones, the fourth, fifth, and sixth bits (which define the 
instruction number) are shifted into the sequence generator address register which, in turn, 
addresses the proper portion of the sequence generator ROMs. The sequence generator address 
register continues to increment until the instruction has been carried out and a stop command 
is received. 
A typical program is shown in the appendix. This approach of using ROMs to con­
trol the transfer ahd gating of data eliminates the need for several custom chips to provide the 
same functions. This means that the high development cost of custom circuits can be eliminated 
by replacing 	them with cheaper, off-the-shelf devices. 
3.4.1.2.2 	 Instruction Counter 
The instruction counter serves as the address register for the MAMS memory. It is 
another use of the multi-purpose register shown in Figure 3.4.1.1.1-2 and operates in the incre­
ment, parallel inparallel out modes as well as the serial-in mode. This register was designed 
to be used wherever a ten bit register was needed in MAMS, so as to reduce the number of 
different types of custom circuits. Other uses besides the memory registers and instruction 
counter are found below. 
The instruction counter receives all its commands from the sequence generator and 
data may be loaded in from the X relays or from the formatter during reprogram. 
3.4.1.2.3 	 Temporary Storage and Comparator 
The temporary storage register also uses the register shown in Figure 3.4.1.1.1-2 
and functions as a holding register for data that is to be written into the scratch pad (Section III). 
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Input and output enables are control led by the sequence generator as they are for the other 
registers in MAMS. 
A second ten bit regitter is used to store the limit value during an instruction three 
or five. To perform a comparison between the limit value and the value currently held in 
temporary storage (the value of the N counter during this time slot), the outputs of the two 
registers are gated to the address lines of two 1024 X 1 ROMs, as shown in Figure 3.4.1.2.3. 
If the test value is equal to or greater than the limit value, then a compare value is present at 
the output of the ROMs. If the test value is less than the limit value, the temporary storage 
register receives an increment command from the sequence generator. This is followed by an 
output enable during which the newly incremented value is transferred to the memory data 
register and from there written back into the scratch pad. 
3.4.1.2.4 	 Output Register 
The output register is another application of the register in Figure 3.4.1.1. 1.-2. 
The output register accepts parallel data from the memory register and shifts it out to the for­
matter serially. Two additional bits, the Gate/Value bit and the Multiplexer A/B bit are 
contained on the Reprogrammer LSI chip (Figure 3.4.1.2.4) and are shifted through the output 
register during the twelve bit formatter clock. 
3.4.1.2.5 	 Reprogrammer 
The reprogrammer logic is located on the third LSI chip, detailed in Figure 
3.4.1.2.4. Initiation of the reprogram mode is effected by the memory sequencer when the 
mode switch signal from the Command Clock Subsystem changes to a logic one and the reprogram 
interlock signal is present. The reprogramming section of the memory sequencer logic generates 
a signal which inhibits operation of the memory sequencer for the duration of the reprogram 
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MAMS REPROGRAMMER LOGIC 
cycle. If the memory sequencer is processing an instruction when the mode switch signal is 
received, this processing of the instruction is completed before operation of the memory sequen­
cer is inhibited. The reprogram logic then accepts dataand clock from the reprogramming unit. 
The first word received during a reprogram cycle is the starting address of a particular sequence 
and is routed to the instruction counter. The identification bits for the address word are 01, 
with I being the LSB. The address follows the ID with LSB first, and is one less than the actual 
starting address to be reprogrammed. All subsequent words are stored in memory at the appro­
priate memory location. Write commands and increment commands to the instruction counter 
are initiated by the sequence generator. Typical timing is shown in Figure 3.4.1.2.5. 
Operation of the Memory Verify Mode, Matrix Verify Mode and Matrix Normal 
Mode is similar to the present VIP and descriptions of these modes can be found in the Supple­
mental Command Description referenced in the appendix of this report. 
3.4.1.2.6 Discrete Circuits 
Discrete circuits for the MAMS System consist of the DC/DC converters (one for 
each block redundant system), the memory "keep alive" circuit and power-fail detection, the 
major frame marker circuits, the input and output level shifters, and the various power strobes. 
The DC/DC converters and major frame markers are basically the same as in the VIP system. 
Output voltages of the converter have been adjusted to drive the high level P-channel MOS 
devices. The input and output level shifters are used to provide DTL interfaces for all signals 
entering and leaving the MAMS box. Typical level shifters are shown in Figure 3.4.1.2.6. 
The ROMs and registers with the exception of the instruction counter and output 
register are power sFrobed to keep the system power dissipation as low as possible. 
-23­
WORD RATE
 
SHIFT CLOCK ---
MEMORY VERIFY MODE 
INITIAL 
IC, MADO 
READ MEM 
RD - OR 
wv-,- Y 
INC IC
 
STOP
 
REPROGRAM MODE 
DATAREADY 
REP INITIAL 
INITIAL
 
TRANS O'&Y
 
(INC TS)
 
ENABLE _
 
STROBE MEM
 
(IF REP DATA
 
STOP
 
Figure 3.4.1.2.5
 
REPROGRAMMER TIMING DIAGRAM
 
sEefloA, Z kEP AtIVC 
MF~t I C£r Z PI.iee rzL(JMt 
to 
Met%SeQ A "P"I --- CI' 574 a tmpm 
14m"1. 
T 
-a 
F}RW Wk 
INPUT LEVtL *I .rm 
s 
Figure 3.4.1.2.6 
DISCRETE CIRCUITS 
3.4.1.3 	 MAMS Instructions 
The MAMS System uses the same set of eight instructions that were developed for 
the VIP. A complete description of each instruction can be found in the appendix and flow 
charts for each are shown in Figure 3.4.1.3. 
3.4.1.4 	 MAMS Power 
An estimate of the MAMS power dissipation is found below. This estimate if based 
on the use of dynamic high level p-channel logic devices with a clock rate of 400 KHz, and a 
power supply (DC/DC converter) efficiency of 75%. Most of the logic in the MAMS is power 
strobed and is only on for as long as it takes to complete an instruction. For purposes of the 
estimate below, an "on-time" of 100 usec was used. However, it should be noted that this 
represents a worst case time and that a majority of the instructions are much shorter. Therefore, 
the figure derived for the logic power is undoubtedly larger than the typical dissipation. 
MAMS Power Calulation:
 
Reg isters
 
Dynamic F/F Duty Cycle 1/2
 
Dynamic Gates Duty Cycle 1/4
 
F/F Dissipation = 4 mw x 1/2 = 2 mw ea.
 
Gate Dissipation = 2 mw x 1/4 = 0.5 mw ea.
 
72 Gates x .5 mw = 36 mw
 
10 F/F x 2 mw 20 mw
 
Total = 	 56 mw per register 
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Reprogrammer Logic 
30 Gates x .5 mw = 15 mw 
3618 F/F x 2mw = mw 
Tota I = 51 mw 
Ave = 1/3 x 51 = 27 mw 
Sequence Generator Address Logic 
40 Gates x .5 mw= 20 mw 
20 F/F x 2 mw = 40 mw 
Total = 60 mw 
Ave = 1/3 x 60 20 mw 
MAMS Power: 
Word Rate = 3.2 KHz 
Word Time = 312 usec 
Shift Time = 120 usec 
Operate Time = 100 usec 
Duty Cycle= 100/312 = 1/3 
Memory - Section I 
64Clock Lines = 32 mwx 2 = mw 
VDD Lines = 6 max 12v x2- 144 
Total 208 
Ave = 1/3 x 208 = 69mw 
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Memory - Section II - III 
VGG = 27vx3.2max 10 865mw 
VDD = 12vx .4max 10= 4 8mw 
Total = 913 mw 
Ave= 1/3x913 304 mw 
Instruction Counter 
Ave= 1 x56mw=56mw 
Output Register 
Ave = 1x56mw=56mw 
Memory Register 
Ave= 1/3x56mw= 19mw 
Temp. Storage Register 
Ave= 1/3x 1/2x56 mw= 10 mw 
Comparator Register 
Ave= 1/3x i/1ox56mw=2 mw 
Data Register 
Ave= 1/3 x 1/2 x 56 mw = 10 mw 
Comparator Memory 
VDD= 12 v x 12 ma x 2 = 288 mw 
VGG = 2 7v x 3 ma x 2 = 162 mw 
Total = 450 mw 
Ave = 1/3 x 1/10 x 450 = 15 mw 
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Sequence Generator Memory 
4 4VDD= 12vx max = 192mw 
Clock Lines = 16 mw x 4 128 mw 
Total = 320 mw 
=Ave 1/3 x 320= 107 mw 
Power Supply 
DC/DC Converter Power 
Consumption 
Max = 300 mw 
Discrete Interfaces 
5 mw x 20 Level Shifters = 100 mw 
Memory "Keep Alive" 
Max=10x4mw= 40mw 
Major Frame Markers 
Max. Ave = 10 mw 
Total Discrete 	= 450 mw 
Summary 
Ave Power Diss. of Logic = 750 mw 
Ave Power Diss. of Discretes = 450 mw 
Total Power 1.2 watts 
3.4.2 	 Electrical Components 
3.4.2.1 	 Technology 
Several different technologies are currently being developed in the MOS field. 
The 	four most prevalent types now on the market are high level P-channel (both static and 
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dynamic), low level P-channel (static), and complementary symmetry. No one type seems to 
have a clear-cut advantage over the other, although new breakthroughs are changing the state­
of-the-art almost daily. Complementary symmetry offers high speed and low power consumption; 
however, only one company is currently considered a source of these devices, and their output 
has been rather limited. Complementary symmetry is also substantially more expensive than the 
other three types. High level static devices have good speed characteristics and most MOS 
houses are actively producting this type of technology. The cost of high level static is relatively 
low compared to other types of MOS, however the power consumption is much greater. 
High level dynamic logic and low level P-channel offer the best combination of 
speed, power consumption and cost. Of the two, the high level dynamic technology has been 
on the market longer and more vendors are currently equipped to manufacture it. However, 
increasing interest has been shown by the MOS vendors in the development of low level 
P-channel devices and improvements in the near future could give the low level technology a 
definite advantage over the others. 
For the MAMS System it is recommended that the custom chips and any peripheral 
logic use high level dynamic P-channel technology. Because of the use of parallel data trans­
fers within the MAMS, ultra fast shift clocks are not needed, thus enabling dynamic logic to 
offer a significant power saving. It must be noted, though, that the MAMS design is not 
limited to high level P-channel so that the same logic diagrams could also be used for low 
level chips if that type technology should become predominant The term "low level" refers to 
low threshold voltage, usually two volts as opposed to five volts for high threshold logic. Before 
custom chips are actually produced it is recommended that a quick study of the existing market be 
undertaken for any major improvements in a certain technology. 
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3.4.2.2 	 Off the Shelf Devices 
The MAMS System makes extensive use of off-the-shelf read-only memories and 
random access memories in an effort to reduce the amount of custom logic necessary. These 
devices are readily available from a large assortment of vendors and indications are that as the 
competition expands, the unit cost of each will drop. The various MAMS applications of off the 
shelf memories as described in Section 3.4.1 are: main storage memory (Sections I and II) and 
the scratch-pad memory (Section II[), the sequence generator or microprogrammer, and the 
comparator. Several standard logic gates are used wherever the quantity of inputs prohibited 
inclusion in an LSI chip. 
3.4.2.3 	 Custom Circuits 
Because of the many special functions needed in the MAMS System, standardization 
of chip types to increase quantities was not as practical as in a less flexible system. However, 
the number of different LSI chip types was held to only three, one of which has numerous uses. 
The two chips that are not repeatable are'the sequence generator address chip (Figure 3.4.1.2.1) 
and the reprogram logic chip (Figure 3.4.1 .2.4). The third chip, a multi-function register 
(Figure 3.4.1.1.1-2) has several applications. It isused as the instruction counter, the memory 
register, the 	data register, the two temporary storage registers, and the output register. 
Custom logic is expensive for systems such as MAMS because the large development 
costs are usually not amortized over large quantities. However, it is extremely efficient in 
terms of performance versus size, and the 2-inch height dimension specified for MAMS dictates 
use of such devices. Further study should be made in the area of size versus cost to determine 
whether a larger module (e.g. Nimbus 2/0), utilizing off-the-shelf devices rather than custom 
chips, would be more cost effective for a given application. 
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3.4.3 Mechanical Features 
The proposed package assembly for the MAMS consists of four printed wiring board 
assemblies rigidly loaded into the 1/0 housing. The housing is constructed of magnesium and 
coated with electroless nickel, but an aluminum housing can be used at a sacrifice in weight if 
the 4 lb. weight limit is relaxed. The material is compatible with the structure of the Nimbus 
spacecraft. The proposed assembly design is depicted in Figure 3.4.3-1. The task initially 
causing most concern was front panel dimensional limitations for the Deutsch style connectors, 
but the panel has been redesigned to accommodate the desired electrical interface. Use has 
been made of as many existing VIP mechanical components as possible to conserve design and 
documentation costs and at the same time minimize the need for any additional prototype style 
tooling. 
As another cost reduction technique, pre-molded polyurethane foam shims are used 
for card separation. A standard "window frame" configuration is used for all cards. The overall 
card stack dimension including a .060 inch foam spacer next to A4 solder fillets is determined to 
be 1.435 inch nominal before compression. Allowance for silicone rubber and epoxy shims is 
provided in order to bring the card stack up to the required compression loading. 
The outline/interface dimensions can be seen in Figure 3.4.3-1, excluding the 
maximum connector projection of .509 inch past the unit mounting surface. Three 19-pin and 
one 44-pin Deutsch style connectors and 2 Twinax connectors were selected for the electrical 
interface and are distributed over the panel dimension as shown in the drawing. 
Figure 3.4 3-2 shows the printed wiring board configuration with a card stack 
shim in position. The standard VIP printed wiring board is used. 
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Interconnections are accomplished using multi-layer printed wiring techniques, 
with a minimum of 4 layers and a maximum of 8. All plated-through holes which have a lead 
installed in them and connections made on internal layers or located under a component are pro­
vided with an adjacent redundant plated-through hole with redundant connections made on the 
top, bottom, and internal layer which is used. Components are secured to the board using a 
conformal coating. The design layout criteria is essentially the same as that employed in VIP. 
Al and A2 are identical and contain memory and memory sequencer circuitry for 
blocks A and B. A representative layout is shown in Figure 3.4.3-3. Approximately 32 flat­
packs are contained on each board, the exact number to be determined at time of partitioning. 
With a usable board area of 16.9 square inches, a 65 percent fill is calculated for each board. 
A3 contains buffer, level shifter, clock failure, memory keep alive and 50 per­
cent of the frame marker circuits. A 73 percent fill is calculated. 
A4 contains two power supplies, strobe circuits and the remaining frame marker 
circuitry. A 77 percent fill is calculated. The magnetics used in the power supplies are located 
along the periphery of the board due to vibration considerations. 
The weight of the unit is estimated to be 3.484 pounds and a summary of the 
estimated weight is given in Table 3.4.3. Also tabulated is the system weight if the choice is 
made to fabricate the housing from aluminum instead of magnesium. 
3.4.4 Breadboard 
3.4.4.1 Breadboard Design 
The original concept of a breadboard for the MAMS study was to build a model of 
one of the LSI chips using small-scale integrated MOS devices. However, since the partitioning 
of the LSI chips was not expected to be completed in time to allow breadboard construction of a 
typical chip, it was decided that an abbreviated model of the MAMS System would be built. 
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PRINTED WIRING BOARD ASSEMBLY (Al, A2)
 
YAMS
 
WEIGHT BREAKDOWN
 
Component Estimated Calculated Actual
 
Housing 1.560 lbs
 
Top Cover
 
Screws
 
Front Panel/w Pressure Bars
 
2 Twinax Conn.
 
3 CDS .465 lbs
 
P/S CD .310 lbs 
3 Foam Shims .106 
1 P/S Shim .112 
1 ea. .060 Foam Shim 
2 ea. .032 Silicone Shim 
2 6a. Epoxy Shim .078 
24 Gauge Wire .210 lbs 
4 Deutsch Conn. .240 lbs 
WTRTV .403 lbs 
.853 .775 1.856
 
Total = 3.484 lbs (Mag)
 
24% 22% 54%
 
est. cal. Actual
 
Total Al = 4.294 lbs (Al)
 
TABLE 3.4.3
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The breadboard constructed is capable of performing a series of instructions 
similar to those used in the MAMS System. Specifically, instructions zero, one, two, and six 
are implemented using a 64 word memory with 10 bit word length. Readout of information from 
the breadboard is performed by a DTL test fixture designed to simulate the VIP formatter inter­
face. 
3.4.4.2 Breadboard Parts 
High level P-channel MOS devices were used in the breadboard because of their 
widespread availability and low cost. A ten bit shift register similar to the multi-function 
register in MAMS was also used, along with numerous logic gates and flip-flops. The use of 
MOS devices in the breadboard provided additional information as to what could be expected 
in the way of propagation delays, switching speeds, maximum clock frequencies, and power 
dissipation. 
The memory elements used were the EA 1400's, the same devices projected for 
MAMS Memory Sections II and Ill. These units were found to have excellent noise characteris­
tics and very low power dissipation in the standby mode. 
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3.5 Reliability 
The following paragraphs present the reliability estimate for the final design con­
figuration of the MAMS Study Program. 
a. Goal 
Design and reliability studies are directed toward achieving successful 
operations for one year in orbit, as" specified for the VIP Subsystem. 
b. Prediction Summary 
The reliability of the proposed MAMS Subsystem is 0.9982 based on a one 
year mission time. Redundancy is used as shown in the Reliability Block 
Diagram of Figure 3.5 such that both the memory and memory sequencer are 
relay-switched by ground command. A math model, derived from the block 
diagram, is presented in Paragraph 3.5.1. A parts count summary is pre­
sented in Table 3.5 and a discussion of failure rates is contained in Para­
graph 3.5.2. 
For comparison, the reliability of a non-redundant system is 0.9589 considering 
screened parts as in the above prediction. The same configuration using non-screened parts has 
a reliability of 0.8827 considering redundancy and 0.6576 non-redundant. All calculations are 
based on the 1 year mission time. 
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SCREENED PARTS NON-SCREENED PARTS 
REDUNDANT NON-REDUNDANT REDUNDANT NON-REDUNDANT 
1 - - 0.9735 
- 0.7649 
2 - - 0.9850 
- 0.8597 
TOTAL SUBSYSTEM 0.9982 0.9589 0.8827 0.6576 
NOTE: Refer to Reliability Math Models
 
Figure 3.5
 
RELIABILITY BLOCK DIAGRAM
 
TABLE 3.5 
PARTS COUNT SUMMARY PER BLOCK 
FAILURE RATE 
BLOCK SEGMENTS PART TYPE QTY (N) A x 10-6 NA X 10- 6 
Memory & Memory Sequencer LSI 32 0.0480 1.5360 
Transistor 
NPN 28 0.0195 0.5460 
PNP 12 0.0390 0.4680 
Diode 22 0.0195 0.4290 
Resistor, CC 86 0.00035 0.0301 
Capacitor, Cer. 6 0.0050 0.0300 
Transformer 1 0.0200 0.0200 
TOTAL 3.0591 
Power Supply & Ma3or I.C. 7 0.0160 0.1120 
Frame Markers 
Transistor 
PNP 2 0.0390 0.0780 
Diode 31 0.0195 0.6045 
Resistor, CC 48 0.00035 0.0168 
Capacitor, Tant 5 0.1700 0.8500 
Cer. 1 0.0050 0.0050 
Transformer 1 0.0200 0.0200 
Inductor 2 0.0200 0.0400 
TOTAL 1.7263 
3.5.1 Reliability Math Models 
Derivation of the expression used to represent the probability of successful oper­
ation for block redundant components whereby the active component fails at some time (t1 ) 
and the standby component is switched into operation for the remaining time is presented in the 
following manner. 
Success can be achieved in these ways: 
a. 	 Components A and Bsucceed to time t (t is the mission duration). 
b. 	 Component A fails at a time (tI) which is less than t and component Bmust 
complete the operation. (The switching mechanism is assumed to work.) 
c. Component A succeeds to time t and the standby component B fails. 
Translating these three conditions of success into time-independent probabilities results in. 
t + e X t t -(X A +XS) t1A A e Bfe 	 dt 1 
R(t)=e eRW 
where 
XA = failure rate of the initially active component 
=XB 	 failure rate of the standby component 
kS = failure rate of the switch 
t 	 : mission time 
Solving the equation yields 
-XAt + 'A-A't 
XA + Xs) t]R (t) e+ XA+ XA e XB 1-e 
XA AS
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When the redundant components A and B have the same failure rate, this equation reduces to 
=1 
'A -
-e IA + XS) 
R(t) = e + XA I -S 
3.5.2 Failure Rates 
Failure rates for all parts, with the exceptions noted below, were derived from 
MIL-HDBK-217A at 25°C temperature and minimum stress and were reduced by a factor of ten 
as specified in GSFC Specifications S-450-P-lA to reflect the quality improvement gained 
from part screening. An integrated circuit failure rate of 0.16 x 10- 6 was established from 
data supplied by Texas Instruments. 
A failure rate of 0.48 x 10- 6 for LSI devices was derived for the detailed design 
review using the following rationale 
MOS pin counts seem to be settling to 40 or less, which does not flirt too much 
with the dominant cause of IC failure, lead-bond damage and package ruptures. 
Forty leads are three times as many as a discrete IC flatpack, but since the 
circuit content is up at least 30 1, a 10:1 advantage per circuit function is 
gained. Thus, a failure rate for LSI flatpacks would be 3 times greater than the 
failure rate for discrete IC flatpacks.* 
This failure rate issubstantiated by data obtained from vendors that were surveyed as possible 
sources of LSI devices for the MAMS Subsystem. Results of the vendor survey are included in 
the Trip Report contained in the Appendix. It is concluded that failure rates for MOS devices 
will vary between 0.1 x 10- 6 and 2 x 10- 6 depending on complexity and size. 
*Sideris, George, "The LSI Tradeoffs," Space/Aeronautics, March 69, p. 72. 
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4.0 	 APPENDIX
 
This Section of the report provides the following information:
 
4.1 Supplemental Command Description
 
4.2 Sequence Generator Sample Program
 
4.3 Trip Report - LSI Vendor Survey
 
4.4 AIMP Experience with MOS
 
4.5 Test Summary, Fairchild LSI
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SUPPLEMENTAL COMMAND DESCRIPTION
 
APPLICABLE TO VIP AND MAMS - NIMBUS SUBSYSTEMS
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In the Versatile Information Processor subsystem, different internal commands as 
specified in Paragraph 3.4.1.2 of VIP Specification S-731 -P-46 shall be used by the 
memory sequencer. These commands when executed in the proper sequence will be able 
to generate all of the types of programs or sequences required by the VIP Specification. 
This Supplement provides a detailed description of a set of commands which meet 
the VIP Specification requirements and describes how these commands can be used to 
generate the sample format of Paragraph 3.4.1,.3 of the VIP Specification, 
I. 	 DEFINITIONS 
1) "K" refers to any 10-bit word memory location, other than a scratch pad 
word location, where a specific command is stored. 
2) "K+Ii", "K+2", etc. refer to memory locations relative to a "K" location 
of a specific command. 
3) 'N" refers to any one of the eight scratch-pad 10-bit word memory locations. 
These eight locations are used as counters with the contents of one location, 
"N0 ', assigned as the minor frame counter. 
4) 	 GATE/VALUE Tag refers to the memory sequencer output bit which specifies 
whether the 10-bit memory sequencer output is to be decoded by the for­
matting unit to select a particular data output (e.g., GATE) or whether 
the 10-bit output is to be inserted directly into the VIP output bit stream 
as sync, ID, etc. (e.g., VALUE). 
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5) "X" refers to 2 stored bits of information in the VIP which shall be used to 
specify the starting addresses of four programs which can be stored in memory. 
When "X" equals the binary counts of zero, one, two and three, the memory 
locations specified (addressed) shall be eight, nine, ten and eleven respectively. 
The "X" storage bits shall be controlled by four specific commands from the 
Nimbus Command Clock Subsystem. Two MSB's of No. 
6) "Y" refers to any one of a maximum of 120 arbitrary memory locations used 
for indirect addressing. 
II. MEMORY WORD DESCRIPTION 
A memory word location shall contain 10 bit positions with the most significant 
bit in position #10, next most significant bit in position #9, etc. (least significant 
bit in position #1). 
If the four mostsignificant bits (e.g. bits #10, #9, #8, #7) of a memory word 
location are not all binary "ones" (e.g. "i11"), the entire 10 bit word shall be 
transferred to the memory sequencer output register (see "Command 0" of the following 
section). 
If the four most significant bits of a memory word location are all binary "one's", 
the memory word shall be used to generate "Command 1" through "Command 7" (these 
commands are described in the following section). For these commands, bits #6, #5, 
and #4 of the memory word location shall be used to specify the command number with 
"001 " specifying a "Command I", "010" specifying a "Command 2", etc.; bits #3, 
#2, and #1 of the memory word location shall be used to specify any counter ("N") used 
twith a command, with "000" specifying "No", "001" specifying "NI , etc. 
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III. 	 COMMANDS 
At the initiation of each of the following commands, a different action is executed 
after first examining the contents of memory location "K". 
After each command is executed, the memory sequencer output register shall not 
be changed until a "go" signal from the formatting unit is received. The "go" signal 
indicates that the formatting unit has stored and used for a sampling period the output 
register contents and the memory sequencer can begin executing the next command; in 
this manner, the memory sequencer generates addresses and values to the formatting unit 
at the proper rate to meet the required system sampling rates. 
Unless otherwise specified only one command is executed during a VIP sampling 
period. 
A. Command 0 Normal and Supercommutation 
If "K" contains a "Command 0", transfer the contents of memory location "K" 
to the memory sequencer output register and set the output register GATE/VALUE Bit 
to GATE. 
After a "Command 0" is executed, the next command shall be fetched from 
location "K+ " 
A "Command 0" is used to generate sampling of arbitrary inputs one or more times 
in each minor frame.
 
Requires one word (10 Bits) memory storage for each time slot.
 
B. Command I Value 
If "K" contains a "Command 1", transfer the contents of memory location "K+I" 
to the memory sequencer output register and set the output register GATE/VALUE tag 
to VALUE. 
After a "Command 1" is executed, the next command shall be fetched from 
location "K+2". 
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A "Command 1" is used to generate synchronization, identification and other 
VALUE words. 
Requires two words (10 Bit each) of memory storage for each (1)word (10 Bits) 
of Sync or I D word. 
C. Command 2 Sequential Subcommutation WiO Limits 
If "K" contains a "Command 2", transfer the contents of the specified scratch­
pad memory location "N" to the memory sequencer output register, set the GATE/VALUE 
tag to the GATE, and then increment the contents of "N" by the binary count of one. 
After a "Command 2" is executed, the next command shall be fetched from 
location "K+I". 
A "Command 2" is used with a "Command 3" to generate sequential subcommutation 
sequences (e.g ..... input 5, input 6, input 7, input 8 ....... ). A "Command 3" must 
be used to specify the starting and limit values each sequential subcommutated sequence. 
D. Command 3 Sequential Subcommutation with Limits 
If "K" contains a "Command 3", transfer the contents of the specified scratch-pad 
memory location "N" to the memory sequencer output register. If "N" specifies "No" 
(the minor frame counter), transfer the contents of "X" to the two most significant bit 
positions of the memory sequencer output register and set the GATE/VALUE tag to VALUE. 
(It is noted that "No" shall be limited to a maximum binary count of 255 (8 bits). 
Therefore, for "N"="N 0 " only, 8 not 10 bits shall be transferred to the low order 
positions of the memory sequencer output register). If "N" specifies any counterother 
than "No" set the GATE/VALUE tag to GATE. 
Next check "No" to determine if "No" equals the binary count of one. (This 
check is not made when the "N" specified by the "Command 3" in "K" is "No" since 
the purpose of this check is to make theother "N" counters synchronous with "No".) 
A count of one in "No" indicates that the minor frame being generated is the first minor 
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frame of the major frame. If the contents of "N0 "equals the binary count of one, then 
load "N" with the contents of "K+2". If the contents of "N" are equal to or greater 
than the contents of "K+2". If the contents of "No" does not equal one, proceed with 
the following test which is also performed when the "N" specified by the "Command 3" in 
"K" is "No". 
Test the contents of "N" against the contents of "K+1 ". If the contents of "N" 
are less than the contents of "K+I", then increment the contents of "N" by a binary count 
of one. ("K+1" shall contain the limit value of the sequence.) If the contents of "N" 
are equal to or greater than the contents of "K+1 ", then load "N" with the contents of 
"K+2". ("K+2" shall contain the starting value of the sequence.) 
After a "Command 3" is executed, the next command shall be fetched from 
location "K+3". 
A "Command 3" is used with a "Command 2" to generate sequential subcommutation 
sequences. A "Command 3" must be used to specify the starting and limit values for each 
sequential subcommutated sequence. This command also generates the minor frame count 
and program mode identification word. 
E. Command 4 Arbitrary Subcommutation W/O Limits 
If "K" contains a "Command 4", use the contents of the specified scratch-pad 
memory location "N" to select (indirectly address) a "Y" word to the memory sequencer 
output register, set the GATE/VALUE tag to GATE and increment the contents of "N" 
by one. 
After a "Command 4" is executed, the next command shall be fetched from 
location "K+1". 
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A "Command 4" is used with a "Command 5" to generate arbitrary subcommutation 
sequences (e.g ..... input 5, input 14, input 81, input 7 ...... ). A "Command 5" must 
be used to specify the starting and limit "Y" addresses for each arbitrary subcommutated 
sequence,
 
F. Command 5 Arbitrary Subcommutation with Limits 
If "K" contains a "Command 5", use the contents of the specified scratch-pad 
memory location "N" to select (indirectly address) a "Y" memory location, and then 
transfer the contents of "Y" to the memory sequencer output register and set the GATE/ 
VALUE tag to GATE. (It is noted the "No" would never be specified by a "Command 
5".) 
Next check "No" to determine if "No" equals the binary count of one. (The 
purpose of the check is to make the other "N" counters synchronous with "No".) 
A Count of one in "No" shall indicate that the minor frame being generated is 
the first minor frame of the major frame. If the contents of "No" equals the binary 
count of one, then load "N" with the contents of "K+2". If the contents of "Noll 
does not equal the binary count of one, proceed with the following test: 
Test the contents of "N" against the contents of "K+I ". If the contents of 
"N" is less than the contents of "K+1 , then increment the contents of "N" by a 
binary count of one. ("K+1" shall contain the limit address of the sequence.) If the 
contents of "N" is equal to or greater than the contents of "K+1", then load "N" with 
the contents of "K+2". ("K+2" shall contain the starting address of the sequence.) 
After a "Command 5" is executed, the next command shall be fetched from 
location "K+3". 
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A "Command 5" is used with a "Command 4" to generate arbitrary subcommutation 
sequences. A "Command 5" must be used to specify the starting and limit addresses 
for each arbitrary subcommutated sequence. 
G. Command 6 Jump 
If "K' contains a "Command 6", examine the contents of "No". If the minor 
frame count indicates the last minor frame of the major frame (e.g. contents of "N0 " 
equals the binary count of zero), examine "X" arid then load the instruction counter 
with the contents of the memory location specified (addressed) by "X". If the minor 
frame count does not equal the binary count of zero, load the instruction counter with 
the contents of "K+I" which shall specify the starting address of the piogram being 
executed. 
It is noted that both the command following a "Command 6" and the "Command 
6" are executed during a VIP sampling period. • 
After a "Command 6" is excuted, the next command shall be fetched from the 
location specified by the' instruction counter. 
A "Command 6" is used to either jump back to the starting point of the program 
being generated or to jump to the starting point of a new program such that the new 
commutation sequence (program) always begins at the start of a major frame. 
H. Command 7 Synchronization 
If "K" contains a "Command 7", examine the contents of "No". If the contents 
of "No" equals the binary count of zero, execute the next command which shall be 
in location "K+I". (This command will normally be a "Command 1" used to generate 
the minor frame sync word.) After this command in "K+I " is executed, do not proceed 
with the execution of another command until the VIP one per second synchronization 
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pulse from the formatting unit is accepted by the memory sequencer. 
If the contents of "No" does not equal the binary count of zero, execute the next 
command which shall be in location "K+I ". The check of the VIP one per second 
synchronization pulse is not required when "No" does not equal binary count of zero. 
It is noted that both the command following a "Command 7" and the "Command 7" 
are executed during a VIP sampling period. 
After a "Command 7" is executed, the next command shall be fetched from 
location "K+I ". 
A "Command 7" is used to make the memory sequencer and the formatting unit 
timing synchronous with the Nimbus D Command Clock subsystem which generates the 
primary spacecraft clock frequencies and the Minitrack Time Code. If the memory 
sequencer and the formatting unit timing are synchronous with the Command Clock, the 
execution of a "Command 7" shall have no effect on the output program being generated 
by the memory sequencer; however, if the VIP is not in synchronism or loses synchron­
ization with the Command Clock, execution of a "Command 7" by the memory 
sequencer shall "halt" generation of the memory sequencer program until synchronization 
isestablished. 
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MODE CHANGE RESPONSE 
Gate Value Bit to Value 
When the gate value bit is set to value the value flip flop in the output register 
is set and all subsequent words applied to the Formatter have the gate/value bit set. 
The gate/value bit is prevented from setting during the time the formatter is shifting 
the data out (which is the only time a clock is applied to the gate/value flip flop). 
Thus, if the command is received before the shift clock from the formatter, the change 
over from gate to value will occur during that particular word time; however, if the 
command is received after the formatter shift clock, the change from gate to value occurs 
at the next word. For example, let us suppose we are at time slot 20 (in the memory 
sequencer) and the gate/value to value command is received before the formatter 
shift clock, then the word which is associated with time slot 20 will have the gate 
value bit set. Now, if the command is received during time slot 20 but during or 
after the formatter shift clock, time slot 21 will contain the first value word. 
Gate Value to Gate 
When the gate value bit to gate command is received (and the bit is currently 
set to value) the change over is performed in a manner analogous to the gate value 
to value mode change. 
Verify Memory 
When the memory dump command is received the memory sequencer reads the 
entire contents from location.0 to location 639 and transfers the contents of each location 
to the formatter. This is repeated for as long as the command is in the true state. If 
the memory sequencer is processing an instruction, it finishes processing that instruction 
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Verify Memory (Cont'd.) 
before initiation of the memory dump. The first location to be dumped is location I.
 
When the memory dump command is removed, the memory sequencer will execute an
 
instruction six and commence operation at the beginning of the specified program.
 
Normal operation of the memory sequencer is inhibited during the memory dump and
 
the gate/value bit is forced to value.
 
tode Switch (Reprogram Mode)
 
When the mode switch goes true, the reprogramming section of the memory 
sequencer logic generates a signal which inhibits operation of the memory sequencer for 
the duration of the reprogram cycle. If the memory sequencer isprocessing an instruction 
when the mode switch signal is received, this processing of the instruction is completed 
before operation of the memory sequencer is inhibited. The reprogram logic then accepts 
data and clock from the reprogramming unit. The first word received during a reprogram 
cycle is the starting address of a particular sequence and is routed to the instruction 
counter. The identification bits for the address word are 01, with 1 being the LSB. The 
address follows the ID bits with LSB first. For example, if the starting address was 513 
the word would appear as 100000000101, with the ID bits to the right. The starting 
address is one less than the actual initial address to be reprogrammed. All subsequent 
words are stored in memory at the appropriate memory location. The identification bits 
for the data words are 10, with 0 being the LSB. The data follows the ID bits with LSB 
first. For example, if the data was 525 the word would appear as 010101010110 with 
the ID bits to the right. If a new starting address is received during a reprogram cycle, 
the memory sequencer will store the following word in the appropriate address and all 
subsequent words at their respective addresses. Upon the termination of the reprogramming 
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Mode Switch (Reprogram Mode) (Cont'd) 
cycle by either the loss of the mode switch signal or the reprogrammer interlock signal, 
the memory sequencer will execute an instruction six and commence operation at the 
beginning of the specified format. During the reprogrdm cycle the formatter utilizes 
ten stages of its eleven stage counter (the eleventh stage is disabled in the Nimbus D 
configuration) to obtain addresses. These addresses are functionally broken down as 
shown below. 
Address Function 
0 thru 15 Digital A Data 
16 thru 31 Random Data 
32 thru 63 Digital B Data 
64 thru 639 Analog Data ­
640 thru 895 Analog Expansion (Output Zeroes) 
896 thru 958 Random Data 
959 Time Code 
960 thru 1023 Value Data 
Memory Write/Memory Sequencer Inhibit 
The true state of the reprogrammer interlock signal enables the memory 
sequencer to go into reprogram mode upon receipt of the mode switch signal. Thus, 
receipt of the mode switch signal when the reprogrammer interlock signal is absent has 
no effect on the memory sequencer. If the reprogrammer interlock signal is removed while 
the reprogram logic is in operation it will interrupt operation of the reprogram cycle 
and cause the memory sequencer to execute an instruction six and return to the be­
ginning of the specified format. 
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X Code 
Initiation of a new format is accomplished by commanding the relays which gen­
erate the X code (X0, X1). The memory sequencer will then switch to the new format 
at the end of the current minor frame during the execution of an instruction six. If the 
X code relays are commanded while the memory sequencer is reading the X code, there 
is a slight possibility that the first minor frame after the selection of the new format will 
be in error. This can occur if the relays are commanded within 250us of the leading 
edge of MAMS word rate when executing an instruction six. 
X Code Override 
This command forces the memory to format 1 (memory location 16) at the end of 
the current minor frame. Since this command forces the X0 , XI inputs to the ground 
state, the memory sequencer cannot distinguish between this command and a normal 
format 1 (X0 = 0, X1 = 0) command. 
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APPENDIX 4.2 
SEQUENCE GENERATOR SAMPLE PROGRAM 
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a-
E 
0 0 C. 
waa 
z 
u~l 
0 0 
S0
a3 g> 0 0 ggCDgg 0 00,0 -0 C C 000' 
Vt) 
Instruction Ctr. Increment ...1 
Instr. Ctr. Shift Cik. Enable - -_ 
Instr. Ctr. Read Enable - -
Instr. Ctr. Load Enable 
Instr. Ctr. Reset 
Memory Reg. Shift Cik. - -
Mem. Reg. Read Enable 
Meri. Reg. Load Enable 
Meri. Reg. Reset -
Data Reg. Shift Cik. 
Data Reg. Read Enable 
Data Reg. Load Enable 
Data Reg. &Output Reg. Reset -
Output Reg. Shift Clk. 
Output Reg. Load Enable 
Temp. Store Increment 
Temp. Store Shift Cik. 
Temp. Store Read Enable 
Temp. Store Load Enable 
Temp. Store &Compare Reset 
Load Insfr. Reg. 
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------- ------ --
ad 
a-
E 
0.0 
UC> 
0-U. U, 
Uo0 
omaRe 
0 
U. 
o0 
2.J 
00-000) 0 -­0 0 0 
) 
C 0 000000 
o 
o o o 
0 0 0---
)0C)000000 
a-0:
-0 
Or 
0o 
C0-0 
C-
0C,0 
0o , 
0,o 
-C0) 
-
--
0 0 
0C>00C 
0 
0 0 
0r 
,000 
,0 
O-
V)I 
'Compare Reg. Shift Cik. 
Compare Reg. Read Enable 
Compare Reg. Load Enable 
Read Memory 
Enable Scratch Pad 
_' 
I I I 1 11] 
- -
Write Scratch Pad 
G//V- 10-- V-
Enable Comparator 
Reset Sequence Gen. 
Temp. Store Power 
Comparator Power 
Data Reg. Power 
Count Command -
Reset Counter -
Stop - - - - - - - - - - - - -
li­
0 C oo 
zU 
WLU
n 
LU Cr RD - -
lnstr.~~ Ct.LadEalInstruction Ctr. Increment 
instr. Ctr. Shift Ck. Enable 
Instr. Ctr. Read Enable 
Instr. Ctr. Load Enable 
Instr. Ctr. Reset 
Memory Reg. Shift Clk. 
Me . Reg. Read Enable 
Me . Reg. Load Enable 
Mem. Reg. Reset 
Data Reg. Shift Ck. 
Data Reg. Read Enable 
Data Reg. Load Enable 
Data Reg. & Output Reg. Reset 
Output Reg. Shift Clk. 
Output Reg. Load Enable 
Temp. Store Increment 
Temp. Store Shift Cik. 
Temp. Store Read Enable 
Temp. Store Load Enable 
Temp. Store &Compare Reset 
-­
-­
-" 
-
-
- -
,­
-­
-
--
I -
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00 
0 0 
Lu 
z,-
--
UJif 
aIu 
LU 
D 00-
0 0 00 0 
0 0 
0 0 
-
0 0 
000----" 
00 
)r000r 
0 0 00 
Compare Reg. Shift Clk. 
Compare Reg. Read Enable 
Compare Reg. Load Enable 
Read Memory- - -
Enable Scratch Pad 
- - - -
-
-
• 
- -
-
-
-
-
-
- !-
Write Scratch Pad 
G/V-- V 
-
Enable Comparator--
Reset Sequence Gen. -
Temp. Store Power 
Comparator Power 
Data Reg. Power 
Count Command 
-
-
Reset Counter 
Stop-­
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0 
0q 
Lii 
InstructionUCticee - U.S w[fl 
0U0 
r. 
00 0 0C 
0 
C) 
-
00 
-
C00 
Instruction Ctr. Increment 2 
lnstr. Ctr. 
Instr. Ctr. 
Instr. Ctr. 
Shift Cik. Enable 
Read Enable 
Load Enable---­
-
~-
E 
Instr. Ctr. Reset 
Memory Reg. Shift Clk. 
Mew. Reg. Read Enable -­
0 
a2 
0---
Mem. Reg. Load Enable 
Mem. Reg. Reset---
Data Reg. Shift Cik. -
-
0 
-
2 2 
t 
4 
Data Reg. Read Enable 
Data Reg. Load Enable 
Data Reg. &Output Reg. 
Output Reg. Shift Cik. 
Reset 
- -
-
Output Reg. Load Enable 
Temp. Store Increment 
Temp. Store Shift CIk. 
Temp. Store Read Enable 
Temp. Store Load Enable 
Temp. Store &Compare Reset 
- L4­
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0 
LU 
ua 
Wi 0 
u-
0-
00D 
0 
-00--C 
---­0)000 
0-
Compare Reg. Shift Cik. 
Compare Reg. Read Enable 
Compare Reg. Load Enable 
Read Memory 
Enable Scratch Pad 
Write Scratch Pad 
G,/V--w V 
Enable Comparator 
Reset Sequence Gen. 
Temp. Store Power 
Comparator Power 
Data Reg. Power 
Count Command 
Reset Counter 
-
-
Stop,­
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Ut,,, 
o-c
0-c
000U3, 00 0 
Compare Reg. Shift Cik. 
Compare Reg. Read Enable 
Compare Reg. Load Enable 
Read Memory 
Enable Scratch Pad 
Write Scratch Pad 
G 
- V 
Enable Comparator 
Reset Sequence Gen. 
Temp. Store Power 
Comparator Power 
Data Reg. Power 
Count Command 
Reset Counter -
Stop 
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0 
Ii ,-
LL 
Instrucion Ctr. Increment 
Instr. Ctr. Shift CIk. Enable -
Instr. Ctr. Read Enable.-
Instr. Ctr. Lcad Enable 
Instr. Ctr. Reset 1 
Memory Reg. Shift Clk. 
Mem. Reg. Read Enable 
Mem. Reg. Load Enable 
Mem. Reg. Reset 
Data Reg. Shift Cik. 
Data Reg. Read Enable 
Data Reg. Load Enable 
Data Reg. &Output Reg. Reset -
Output Reg. Shift CIk. 
Output Reg. Load Enable 
Temp. Store Increment 
Temp. Store Shift Clk. 
Temp. Store Read Enable 
Temp. Store Load Enable 
Temp. Store &Compare Reset 
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TRIP REPORT - LSI VENDOR SURVEY
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TRIP REPORT - LSI VENDOR SURVEY 
The following Radiation personnel visited three MOS-LSI manufacturer's 
facilities on 12, 13, and 14 November 1969, for the purpose of obtaining 
design information relative to particular MAMS applications, evaluation 
of each vendors capability to supply reliable devices, and to obtain failure 
rate data. 
Radiation Personnel 
M. J. Slavin - Project Engineer 
K. E. Fartson - Design 
G. E. Gls - Components Applications 
D. B. McClain- Reliability 
Each of the three vendors use essentially the same bonding processes con­
sisting of die-to-package eutectic bonding and alurninurn-to-alurninurn ultra­
sonic wire bonds. Large quantity orders by commercial users, such as desk
 
top computer manufacturers, are of primary interest to these vendors at the
 
present time
 
American Micro-Systems, Inc. (AMI)
 
D. W. Yoder - Marketing Manager 
J. Mingi6ne - Product Marketing 
J.Farley - Product Assurance Director 
AMI has been in business three (3) years supplying strictly custom LSI devices. 
Their present facility has a pilot line capability of 30, 000 to 40, 000 devices per 
month. A new building is nearing completion with a production line capability 
of up to 106 devices per month. Wafers are obtained mainly from Texas 
Instrument. 
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AMI has good clean facilities and they claim to have the best equipment
 
available for manufacturing and testing custom circuits. Jay Farley has
 
previous experience in the semiconductor industry and is cognizant of the
 
reliability problems associated with manufacturing MOS-LSI devices. He
 
has a laboratory in which failure analysis can be performed. Jay estimates
 
the failure rate of MOS arrays will vary between 0. 01% per thousand hours
 
and 0. 116 per thousand hours depending on complexity and size. His estimate
 
of failure mode distribution is 40% contamination, 301 metallization defects,
 
and 30%o miscellaneous such as test errors, etc. Efforts have been made by
 
AMI to reduce contamination defects by passivating the chip. Metallization
 
defects, intermittent or total opens caused by fracturing or migration are the
 
more common symptoms, have been reduced by an iuproved method of con­
trolling the thickness of metal-over-oxide steps. This method required that
 
the metal be deposited at more than one angle.
 
The largest quantity user of AMI commercial custom circuits is the Burroughs
 
Corporation in Plymouth, Michigan. A paper was presented at the August
 
WESCON on the reliability of LSI by Ralph Parris of Burroughs.
 
The AIMP satellite program has provided the most pertinent data on system
 
reliability. This Appendix contains data pertaining to NASA's experience in the
 
program up to February 1969. AMi claims that these satellites have remained
 
in orbit with no further failures, indLcat-ing a failure rate less than half that
 
which is reported.
 
Fairchild Semiconductor
 
Howard Sharek - Customer Relations 
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Dick Kars - National Sales Rep.
 
Nick Phillon - Product Marketing
 
Rob Walker - Systems Design
 
Fairchild's new plant for LSI devices has been in operation for 1.5 years. The 
building has an area of 300, 000 square feet, however, our tour included only 
the mask design area. Reliability personnel were not introduced during this 
visit, but Andy Procasini is Group Director of Rel/QC, Gil Bowers is Director 
of Discrete Circuits, and Charley Grey is Director of Integrated Circuits. 
Large quantity users of the Fairchild MOS LSI circuits are the Navy and Litton 
Industries. Fairchild is equipped for testing to MIL-STD-883 requirements. 
Appendix 4.5 is a test summary furnished by Fairchild that indicates an 
average failure rate of 0 2 percent per thousand hours if only the three cata­
strophic failures are considered and 0. 5 percent per thousand hours considering 
all six failures. The metallization problem experienced on the VIP program 
with the Fairchild 9040 series devices has been reduced, and possibly eliminated, 
by an improved method of sloping the oxide steps to give a more uniform thickness 
of the metallization. Contamination problems are reduced by passivating the 
entire bottom of the package. 
Electronic Arrays, Inc. (EA) 
Dick Eiler - Product Applications 
EA has been in operation 1.5 years rnanufacturing strictly standard off-the-shelf 
LSI circuits. They employ 125 people in a Z7, 000 square feet manufacturing 
area. Although not introduced, Sid Wiesner is the Rel/QA Manager who was
 
formerly with Raytheon.
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Large quantity users of the EA standard LSI circuits are NAFI (Submarines), 
Raytheon-Rhode Island (Military), G.E. - Syracuse (Military), and Hughes 
Aircraft. EA does not have facilities for testing to MIL-STD-883, however, 
these tests can be performed by an independent test facility. A 100 percent 
burn-in operation is performed at 150°C under voltage for a period of from 
eight to fourteen hours., EA claims there is no problem with increasing the 
burn-in tune to 168 hours. They are equipped to perform failure analysis. 
Pre-cap visual is performed 100 percent. No test data was obtained during 
this visit, however, EA is preparing a reliability report that will present 
results of test data to date. This report is scheduled for release in January 
and Radiation will get a copy. 
Summary and Conclusion 
All three vendors have the organization and facility to build reliable LSI devices. 
AMI was the only vendor to introduce the product assurance representative, how­
ever, EA was very cooperative and our time schedule did not permit much more 
than a brief discussion and plant tour with the product applications representative. 
Fairchild was cooperative and offered organizational structure but no attempt 
was made to introduce the Rel/QA representative. All are equipped to analyze 
failures which is important since the Radiation Components Lab is not presently 
equipped to perform failure analysis of LSI devices. 
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NASA/GSFC EXPERIENCE WITH AIMP MOSFETS
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"MOSFET RELIABILITY - IMP SPACECRAFT" 
by 
Hosea D. White, Jr.
 
GSFC/NASA
 
In 1964 itwas decided to build the AIMP D&E and IMP F&G encoding
 
systems out of P channel MOSFETs. Since that time, over 26,000"
 
cans have been purchased and three satellites have been placed in
 
orbit As of January 1, 1968 all three of the satellites are still
 
in operation and have amassed 120 million MOSFET device hours Two
 
of the satellites have had no failures in the encoding system,
 
while one of them (AIMP D) experienced two binary failures (one
 
after 384 and the other after 458 days in orbit). Itcannot be
 
determined whether these failures were due to MOSFET failures or
 
due to a mechanical short in the welded matrx. Thus it can be
 
said that no failures occurred for 106 million hours and possibly
 
have never occurred.
 
Since there are 2915 cans with 17,790 MOSFET devices still operating
 
in orbit, the orbital device hours are building up at a rapid rate.
 
Two rather simple figurations were used in 8 pin TO-5 low profile cans
 
as follows. A logic block with 3 devices per can, and a binary block
 
with 12 devices per can The encoders inAIMP D&E were identical with
 
257 binary cans and 489 logic cans for a total of 746 cans with 4551
 
devices for each payload The encoder for IMP F had 491 binary cans
 
and 932 logic cans for a total of 1423 cans with 8688 devices.
 
The results may be summarized as follows:
 
MOSFETs IN ORBIT (JANUARY 1, 1968)
 
Devices/ Days in Millions of
 
Paylo d Cans Payload Orbit Dev-Hours in Orbit
 
AIMP D* 746 4551* 511* 56*
 
IMP F 1423 8688 221 46
 
AIMP E 746 4551 165 18
 
Total 2915 17790 897 120
 
* Possible binary failures after 384 and 458 days. 
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M E M 0 R A N D U M 4 January 1968 
TO: 	 Mr. Paul G. Marcotte
 
Project Manager AIMP
 
FROM: 	 Mr. Donald C. Lokerson
 
Code 711
 
SUBJ" 	 ANALYSIS OF AIMP-D TELEMETRY FAILURES
 
A review of past failures after initial system assembly are shown in
 
the table below.
 
TIME OF
 
FAILURE CARD FAILURE AFTER LOCATION
 
NUMBER NUMBER ASSEMBLY IN CARD PROBABLE CAUSE
 
1 01 1 week 	 Bit 5 U.I. *Mosfet
 
Acc lb,2b
 
2 01 1 month 	 Analog Osc *Zener Diode Failure
 
3 02 	 Assembly U.I. Syne *Short through Mylar
 
Checkout Pulse
 
4 02 	 1 yr 9m & 1 yr Bit 10 U.I. Mosfet or Shorted Wires
 
19d of flight Acc 3b, 4b
 
5 02 	 2 yr & 1 yr 3m Bit 22 U.I. Mosfet or Shorted Wires
 
of flight Acc lb, 2b
 
6 03 2 Months 	 Acc 5a *Short through Mylar
 
7 03 7 Months 	 Parity Check Mosfet
 
8 04 2 Months 	 L258 *Mosfet
 
U.I. Acc
 
* - Known Cause of Failure 
Thus of eight failures, 2 are known Mosfet failures and two are known
 
shorted wires. Thus, the three failures not yet trouble-shot could be
 
expected to be caused by one of those two causes.
 
Failures #1, 2 and 8 continued in the devices after removal from the
 
'
 circuit Failures if
,3and 6 continued until the suspected shorted
 
wires were pried apart.
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SUBJECT- ANALYSIS OF AIr4P-D TELEMETRY FAILURES
 
Failure #4 occurred during flight with no known spacecraft perturba­
tions at the time of failure Figure 1 is a copy of the module
 
matrix expanded 4 times larger than actual size. A search for a
 
failure due to shorting wires reveals only one possibility of great
 
likelihood. The pin 4 of B230 (same as B130 in layout) could short
 
to pin 3 by a puncture or "cold flow" of the mylar from the potting
 
pressure as shown in figure 2 This would prevent the binary from
 
staying in the "one" state or from binatinj after reset was removed
 
Since Failures 3 and 6 were of this same tvpe, at least 50% probability
 
of this being the cause of failure might be surmised. It is also
 
possible a failure in the chip is equally likely.
 
Failure #5 occurred during flight with no known spacecraft pertur­
bations at the time of failure. Figure 1 shows the region of this
 
failure also. A search for a failure due to shorting wires reveals
 
only one possibility of great likelihood. The pin 1 of B163 could
 
short to pin 8 if the wire was not cut off'accurately and within .03
 
inches of the weld. Our welding inspector feels this is a good

possibility. Possibly the potting pressure deformed the resistor
 
load to help cause the problem. No other short seems likely which would
 
cause the binary to stay in the "one" state. This failure would cause
 
the previous binary to stay in the "zero" state - a condition which
 
appears to be met by all data I have examined to date. It is also
 
possible a failure in the chip isequally likely.
 
Failure #7 occurred in the flyable back-up AIMP-E during system

integration, and is not accessible for trouble-shooting. The failure
 
is in B22, such that it is held in the "I"state, but the previous
 
flip-flop operates properly. Thus, no short appears likely to cause
 
these conditions from looking at the matrix in figure 4. Thus, the
 
most likely failure appears to be within the Mosfet chip. An open
 
wire or resistor to pin 3 of B22 isan unlikely possibility, which
 
would produce this condition
 
This analysis plus the failure analysis experience on the AIMP encoders
 
demonstrates the need to avoid particular mechanical layouts in future
 
designs and has shown that after final assembly and notting, the main
 
mode of Mosfet failure has been corrosion of the chip due to poor
 
chemical wash-off procedures, (failure analysis reports 556, 325) as
 
shown in figures 5 and 6.
 
The over-all flight reliability is remarkably good, with two failures
 
(neither of which are proved to be Mosfet failures), and 106 million
 
Mosfet device hours in flight as of January 1, 1968. Flyable hardware
 
built to date includes about 48,819 Mosfet devices.
 
Enclosures /s/Donald C. Lokerson 
cc: Dr. Ness 
Mr. Butler 
Mr. Madden 
Dr. Rochelle 
Dr. Van Allen (U/I) 
Mr. Ripley 
Mr. Brahm 
Mr. Van Allen 
Mr. Camp (U/I) 
R. Broadhurst (Bird) 
J. Gouge, Jr. (Bird) 
H. White 
J. Lyons F. Kreis 
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Regarding NASA's experience using sore of the earlier and less
 
reliable ",OS parts, I think their success has been due to the fact 
that the circuit designers and systems people believed in 11OS. 
I am undating the failure rate that Hosea White quotes in his report. 
During the period covered by Mr. Ihite's reoort, 2915 110S cans had 
survived 897 days in orbit for a can failure rate of .005% per 
thousand hours at the 60% confidence level. This failure rate is 
derived from an assuned two failures out of.63 x 106 can hours. The 
two failures did occur, but NASA is not sure whether or not they were 
semiconductor failures or harnessing failures. The two failures 
occurred after one year in orbit. Since that time, the same 2915 
devices have accumulated at least another 390 days inorbit. This 
brings the can hours up to 92 x 10. The operational failure rate 
with no additional failures becomes .00350 per Thousand hours. The 
actual Failure rate per transistor is .001%. If indeed these 
failures were not due to '10S parts, the failure rate observed goes 
down to .0003% per thousand hours. Itshould be kept in mind that 
these parts were made with thin oxide technology and without tne 
know-how we have today. It is easy to presume a reliability improve­
ment of one order of magnitude. 
Jay L. Farley
 
Director of Product Assurance
 
February 27, 1969
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APPENDIX 4.5
 
TEST SUMMARY OF FAIRCHILD STANDARD LSI CIRCUITS
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Product 
Code 
Device 
Function 
No. of 
Devices 
Operating Life 
Test Conditions 
Test 
Hours 
Device 
Hours 
Current 
Status 
Failures 
Observed 
3102 3-input Nand gate 55 TA=+ 85 C1 VDD=-30V, ring 12,440 684,200 Continuing 0 
counter &flip-flops 
3304 Dual 16-bit static Shift 
Register 
28 TA=+85 0 C, VDD13V, VGG=-27V 
V clock=-27V, ring counter 
6,320 176,960 Continuing 1* 
3320 64-bit dynamic Shift 
Register 
40 TA=+85 °C, 
counter 
V clock +-27V ring 6,320 252,800 Continuing 1* 
3501 
3700 
1024-bit read-only-
memory 
4 Channel Multiplexer 
20 
55 
TA=+850 C, VDD=-1 3V, VGG=-27V 
V=-27V operating in a 128-word 
byw 8-bit format 
TA+125 0C, V DD=30V , VD10V 
980 
12,600 
_. 
19,600 
693,000 
Continuing 
Continuing 
0 
0 
N 
I­
3701 6 Channel Multiplexer 51 
ring counter 
TA=+12 50C, VD +-30V 2,875 146,625 Terminated 3** 
High'temp back bias 0 
3708 8 Channel Multiplexer 
(Silicon-gate process) 
14 TA=+850C , VDD=-25V 
Vss=OV 8-channel 
2,500 35,000 Continuing 0 
3750 10-bAt D/A 
Converter 
19 
Switching operation 
TA,=+85*C VGG=-27V, 
V clock:-27V. ring counter 
7,016 133,304 Continuing 2*** 
Total All types 282 51,051 2,141,489 3* 
Failure rate all types at 60% confidence level 0.19'o/1000 hours 
* Catastrophic failures 
** 	 Failing to meet spec limits of gate leakage current - functionally good. 
One catastrophic failure, one destroyed during data acquisition. 
